Abstract -Methods of extraction of interface trap level density in graphene field-effect devices from the capacitance-voltage measurements are described and discussed. Interrelation with the graphene Fermi velocity extraction is shown. Similarities and differences in interface trap extraction procedure in graphene and silicon field-effect structures are briefly discussed.
I. INTRODUCTION
A role of fast interface traps in operation of graphene gated field-effect devices, which can vary in a wide range of values depending on purity and quality of the interface, needs to be understood [1] . This leads to importance of experimental determination of the interface trap energy spectra based particularly on capacitance measurements. The objective of this report is to develop extraction methods of the interface trap parameters as adapted to graphene devices based on experimental capacitance data.
II. NEAR-INTERFACIAL OXIDE TRAPS
Near-interfacial traps (defects) are located exactly at the interface or in the oxide typically within 1-3 nm from the interface. These defects can have generally different charge states and capable to be recharged by exchanging carriers (electrons and holes) with the device channels. Due to the exchange possibility the near-interfacial traps sense the Fermi level position in graphene (see Fig.1 
III. GENERAL BACKGROUND FOR CAPACITANCE METHODS
Influence of interface traps on C-V curves in fieldeffect devices is two-fold. Firstly, the total gate capacitance at a given Fermi energy in graphene increases with the interface trap capacitance. Secondly, the gate voltage dependence on the Fermi energy V G (ε F ) varies with change of C it that leads to the stretchout of the C-V curves along the gate voltage axis. Thereby all information about the energy level distribution of the interface trap density contains in the V G (ε F ). Assuming non-uniform interface trap spectrum D it (ε) with energy reckoning from the charge neutrality point the basic relationship for graphene electrostatics can be represented in a form [4] ( ) ( )
where V NP is the charge neutrality point bias,
is the gate specific capacitance, C Q is the quantum capacitance, v 0 is the graphene Fermi velocity. Taking derivative of the Eq. 1 with respect to the Fermi energy we have
( ) ( )
Capacitance-voltage measurements provide information about the Fermi energy as function of the gate voltage. Specifically, the gate capacitance at a given frequency is defined as
and correspondingly one gets
(5) Notice that C G decreases with the gate small-signal frequency increase since the C it logarithmically diminishes with the a.c. frequency increase due to carrier exchange rate suppression. At the same time the large-signal sweeping of the gate voltage is typically relatively slow and corresponds to maximum low-frequency C it and
C . Combining Eq.2 and 4 one gets
Using Eq.6 the Fermi energy at any applied gate voltage could be determined from integration of low-frequency C-
where the integration constant is chosen to be zero since the charge neutrality point at the capacitance minimum voltage V NP corresponds to zero Fermi energy. This method is illustrated in Fig.3 where as example the C-V data from Ref.
[5] are used.
IV. NUMERICAL EXAMPLE
Numerical analysis of the experimental C-V curve (taken from [5] ) with the Eq.7 enables obtaining of dependencies Fig.4) containing theoretically all information about interface trap spectrum. As has been shown in [7] the separation results for C Q and C it are strongly dependent on a priori value of v 0 . As can be seen in Fig.4 a model-independently extracted curve C G (dV G /dε F ) imposes limitation on numerical value of v 0 . In particular the quantum capacitance calculated as 2 0 0 2 ln 2 2cosh
with v 0 =1.0 ×10 8 cm/s in an unphysical way exceeds (C Q + C it ) exp extracted from the experiments [5, 6] . A value v 0 =1.3 × 10 8 cm/s obtained in Ref. [7] seems to be more appropriate for self-consistent description of the experimental C-V data. Unfortunately as well as for the Si-MOSFET case the methods of absolute differential spectra extraction are very sensitive to experimental errors and uncertainties in the parameters used, particularly, the graphene Fermi velocity v 0 . For these reason the extraction of difference with v 0 =1.0 ×10 8 cm/s in an unphysical way exceeds (C Q + C it ) exp extracted from the experiments [5, 6] . A value v 0 =1.3 × 10 8 cm/s obtained in Ref. [7] seems to be more appropriate for self-consistent description of the experimental C-V data. Unfortunately as well as for the Si-MOSFET case the methods of absolute differential spectra extraction are very sensitive to experimental errors and uncertainties in the parameters used, particularly, the graphene Fermi velocity v 0 . For these reason the extraction of difference
, for example, before and after electric or irradiation stress could give more reliable results.
V. COMPARING SI-MOSFET AND GFET CASES
We will compare in this section electrostatics of the silicon MOS and graphene FETs to reveal their main similarities and differences. The basic electrostatic relation is often written as ( As in the case of graphene, we can equally use concepts f either electric or chemical potential for description of hannel charge density since due to zero current along the x axes they are the same up to a constant S δϕ δζ = at the same position. This means that the electrostatics of silicon and graphene can be considered in some extent in a unified manner.
The results for graphene could be reproduced from Eq.11 formally setting for zero-gap material / 2 
Due to exponential dependence of n S on potential in the depletion and weak inversion regions the C inv plays rather minor role in the silicon FETs since it is very low in subthreshold operation mode (C inv C D , C it ) and extremely high in above threshold strong inversion regime (C inv C ox ). In the former case the quantum capacitance in MOSFETs is masked by the parasitic interface trap and depletion layer capacitances connected in parallel in the equivalent electric circuit, and in the latter case it is insignificant due to the series connection with the gate insulator having typically lesser capacitances for high carrier densities in inversion layers. In fact the inversion layer capacitance in MOSFETs is only important in the very narrow region of weak inversion where it is comparable with the oxide and depletion layer capacitances.Therefore, from the electrostatic point of view the difference between Si-MOSFETs and GFETs is that the full silicon substrate capacitance C S C inv + C D should be replaced by the graphene quantum capacitance C Q .
The depletion layer is absent in GFETs and the interface traps capacitance is the only in parallel connection with the quantum capacitance in the equivalent electric circuit (see Fig.7 ). E C (a) (b) Fig. 7 . Equivalent circuit of gated graphene (a) and Si-MOSFET (b).
That is why the interface trap extraction methods for graphene and silicon FETs are rather similar up to a substitution C Q C D . Both methods may be sensitive to parameters of C D (concentration and profile of dopants) in the silicon or C Q (the Fermi velocity v 0 ) in graphene, which possess some uncertainties.
→
Considerable difference between Eq.1 and Eq.11 is that in contrast to the silicon substrate the carriers in graphene almost always are degenerate excepting the vicinity of charge neutrality point. As an advantage of graphene case may be considered the presence of the distinct and distinguishable reference point with the zero Fermi energy simplifying extraction procedure.
VI. INTERFACE TRAP SPECTRUM AND TRANSCONDUCTANCE
The channel capacitance can be defined (see Ref. [4] ) as follows
The gate and the channel capacitances are interrelated in field-effect structures through the relation
and can be considered to be coincided only for zero interface trap density when C it =0. The general Eq.14 for the channel capacitance has a following property
On the other hand, the channel capacitance immediately determines small-signal transconductance. Actually, assuming carrier mobility μ 0 in GFET to be gate voltage independent the small-signal transconductance in the linear mode reads
Hence, any alteration of the low-frequency interface trap capacitance leads to a renormalization of the transconductance (or, the same, for field-effect mobility
As the interface trap capacitance increases due to, for example, ionizing irradiation or electric stress, the gate capacitance (Eq.4) increases but the transconductance and the channel capacitance (Eq.14) decreases. Interface trap of field-effect devices. Generally the channel capacitance is a more appropriate concept for I-V characteristic description whereas the gate capacitance is a directly measured quantity in the C-V measurements. Both approaches are equivalent and should yield the same results at least at small drain biases. The channel conductance immediately affects also the logarithmic swing (in V per current decade) which characterizes the buildup always degrades the transconductance in all types 
Using Eq.14 this formula can be written down in a form more familiar from silicon MOSFET theory 
